연락처

텍트로닉스 담당자와 실시간 상담 6:00am-4:30pm PST에 이용 가능

전화

전화 문의

9:00am-6:00PM KST에 이용 가능

다운로드

매뉴얼, 데이터 시트, 소프트웨어 등을 다운로드할 수 있습니다.

다운로드 유형
모델 또는 키워드

피드백

고속 시리얼 통신

차세대 디지털 인터페이스 표준(시리얼, 메모리, 디스플레이 등)은 다음을 비롯한 여러 고속 Tx 및 Rx 설계 문제를 야기하는 오늘날의 컴플라이언스 및 디버그 도구의 문제를 증폭시킵니다.

  • 소형 장치 구조로 인한 제한된 신호 액세스
  • 새로운 절전 체계에서의 버스 동작
  • 신호 인터페이스에서 새 신호 인코딩 및 평준화 기능 검증
  • 여러 전기 검증 테스트로 인한 시간 부족

텍트로닉스는 PHY 검증 사이클 속도를 높이고 일관성을 보장하는, 자동화된 측정 제품군을 제공합니다. 컴플라이언스 측정이 실패할 경우 프로토콜 디코딩 및 비주얼 트리거 등과 같은 도구로 디버깅 속도를 높일 수 있습니다. 크로스토크(cross talk)나 기타 다중 레인 노이즈 커플링(multi-lane noise coupling) 등과 같은 소스로부터 지터 및 노이즈를 식별할 수 있습니다.

표준 및 기술

1-800-833-9200으로 전화하거나 다음을 시도하십시오
솔루션 구성을 시작하려면
선택 항목에 추가
이메일 입력:

올바른 전자 우편 주소를 입력하십시오.


전자 우편이 전송되었습니다.

  • 리셋

Library

Title
PCI Express® Transmitter PLL Testing — A Comparison of Methods
There are several methods of measuring PLL loop response, based on the type of test instrumentation used. As expected, the various methods trade off test accuracy, test speed (throughput), ease of …
Characterizing an SFP+ Transceiver at the 16G Fibre Channel Rate
Study the measurements needed to test an SFP+ transceiver to the 16G Fibre Channel standard, covering both Multi- Mode 850 nm and Single Mode 1310 nm interfaces. Included is a test and …
PCIe Gen 5 Tx Tech Brief
Get an overview of PCI Express 5.0, testing, the challenges associated with that, and learn about the Tektronix PCIe 5.0 Transmitter Test Solution.
High Speed Interface Standards
This e-Guide will help you learn more about design challenges for testing PCIe 4.0, SAS, SuperSpeed USB, and DDR4 standards. Within the pages of the eGuide you will also get quick access to technical …
Fast+ Efficient Solutions for DVI Conformance Measurement Challenges
Tektronix provides all the DVI measurement solutions you need, ranging from high-bandwidth digital phosphor oscilloscopes (DPO) to probes to application-specific software. Tektronix has solved tough …
Remote Head Acquisition Improves High Speed Serial Measurement
As high speed serial data rates continue to increase, the need to maximize margin in measurements increases. Coaxial cables, even good quality ones can impact the measurement margin. Remote heads for …
Probing Tips for High Performance Design and Measurement
When a high performance system or component needs to be verified, it often requires attaching an oscilloscope probe. For high speed circuits, the effect of attaching a probe often cannot be ignored …
Title
DDR5 Memory Characterization
While they promise to provide datacenters with large amounts of data at faster speeds and lower power consumption, DDR5 memory devices have unique test challenges.  Learn about characterization and …
PCIe Gen5 to Gen6 and Comparison to Electrical Ethernet
Watch as David Bouse explains the evolution of PCI Express from Gen5 to Gen6. Then hear from Pavel Zivny as he and David discuss PAM4 signaling in PCIe and how it compares with PAM4 as applied in …
USB4 Webinar
View our USB4 Compliance and Characterization Test webinar to learn how you can address the measurement challenges associated with the new USB4 standard.
PCI Express Gen 5 Reference Clock Webinar
This webinar presents an overview of reference clock jitter requirements as they have evolved and offers techniques for making these low femtosecond measurements using a real time oscilloscope. 
DDR5 Test Challenges Webinar
Learn how you can address five of the thorniest measurement challenges associated with the new DDR5 standard. Get an update on the DDR5 Rx/Tx compliance test and insight in the latest characterization …
PCI Express Gen 5 Update Webinar
Cloud-based computing power, storage capacity, and network bandwidth have led to the development of the PCI Express 5.0 specification for 32.0 GT/s. This webinar starts with an overview of 5.0 …
How to Address Your Toughest Serial Bus Design Challenges with EDA and Measurement Correlation
This Tektronix webinar will teach engineers how to use modeling tools to correlate simulations with high-speed physical layer measurements on Serial Bus Standards using the DPO/MSO70000 Series …
Demystify MIPI D-PHY and C-PHY Transmitter and Receiver Physical Layer Test
During this webinar, you'll gain an understanding of MIPI test challenges for both MIPI high-speed physical layers. You'll also get useful tips and technical insights into characterizing and …