다운로드
다운로드

매뉴얼, 데이터 시트, 소프트웨어 등을 다운로드할 수 있습니다.

다운로드 유형
모델 또는 키워드

Tektronix and Cadence team up to enable 200Gb/sec data transfer speeds using DDR4 & LPDDR4 PHY IP

Thumbnail

High speed memory design is challenging. With faster read/write speeds and difficulty accessing components, key to a good DDR4 PHY is careful design across the SoC, package, board, and system challenges. To do it right, it helps to look to Tektronix and partners like Nexus Technologies, SK Hynix, TSMC and Cadence for IP, Simulation and Validation Test.

Read more about DDR testing and IP PHY development tools on this Cadence Design Blog.

Next-Generation DDR4 and LPDDR4 IP in TSMC 16FF+ Enable 200Gb+ Data Transfers for Mobile, Cloud, and IoT Platforms

블로거

Electrochemistry Experts

블로그 포스트: 7
Tektronix Experts

블로그 포스트: 259
David Pereles

블로그 포스트: 18
Joseph Gorley

블로그 포스트: 3
Service Experts

블로그 포스트: 11
Brian Hensley

블로그 포스트: 2
Christopher Loberg

블로그 포스트: 5
Alan Wolke

블로그 포스트: 21
Andrea Vinci

블로그 포스트: 1